Sankalp provides a service that delivers a customized signal integrity report to help designers verify their interface timing budgets and printed circuit board environments. As interfaces operate at faster speeds, the effects induced by the high data rate can degrade the electrical signal to the point where errors result and the receiver does not interpret the data properly. Our signal integrity service team examines the entire subsystem extending far beyond the IP we provide to help ensure the robustness of the electrical signaling within the system. If necessary, the service offers recommendations for improved performance.
Taking advantage of an experienced team, the service delivers the signal integrity analysis as a detailed report that includes the subsystem timing budget. The report identifies sources of system errors before prototypes of the chip, package and printed circuit board are manufactured. This service enables designers to identify areas of concern within the entire subsystem and explore available solutions. By identifying timing budget shortfalls that can result in data errors, our Signal Integrity service helps designers optimize their chip pin layout and select the lowest cost package for the chip and printed circuit board.
These are the functions performed by our signal intergrity team:
- Pre-/post-layout PCB system level signal integrity, timing, and crosstalk analysis and design
- ASIC and custom IC technology and architectural assessment
- Library and model development
- Package design and analysis
- PCB design
- Laboratory test and validation
- Design failure resolution
|